Eh. I’d mostly agree, though because you can use the output of an HDL to “program” an FPGA or CPLD, I’m not as much of a stickler on that particular semantic.